finesse_virgo.virgo.Virgo.make

Virgo.make(verbose=False, dc_lock=True)

Performs full make process.

Parameters:

dc_lockbool, optional

Set to false to skip the final step switching DARM to the DC lock.

verbosebool, optional

If set, displays additional information.